Company Directory

Nvidia FPGA Engineer Salaries

FPGA Engineer compensation in United States at Nvidia totals $155K per year for IC1. The median yearly compensation in United States package totals $162K. View the base salary, stock, and bonus breakdowns for Nvidia's total compensation packages. Last updated: 11/28/2025

Level Name
Total
Base
Stock ()
Bonus
IC1
Hardware Engineer
$155K
$130K
$17K
$7.5K
IC2
$ --
$ --
$ --
$ --
IC3
Senior Engineer
$ --
$ --
$ --
$ --
IC4
$ --
$ --
$ --
$ --
View 4 More Levels

Given Nvidia sometimes issues offers with an irregular vesting schedule (40%, 30%, 20%, 10%), the average total compensation is calculated by dividing the total stock grant evenly by 4

Don't get lowballed
Latest Salary Submissions
AddAdd CompAdd Compensation

Company

Location | Date

Level Name

Tag

Years of Experience

Total / At Company

Total Compensation

Base | Stock (yr) | Bonus
No salaries found
Unlock by Adding Your Salary!

Add your salary anonymously in less than 60 seconds and continue exploring all the data.

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

******

*****, ** | ****/**/**
***
**
**
$***,***

Vesting Schedule

40%

YR 1

30%

YR 2

20%

YR 3

10%

YR 4

Stock Type
RSU

At Nvidia, RSUs are subject to a 4-year vesting schedule:

  • 40% vests in the 1st-YR (10.00% quarterly)

  • 30% vests in the 2nd-YR (7.50% quarterly)

  • 20% vests in the 3rd-YR (5.00% quarterly)

  • 10% vests in the 4th-YR (2.50% quarterly)

Nvidia commonly refers to RSU as NSU (Nvidia Stock Unit). Although the name is different, it is the same as RSU's. Vesting dates throughout the year are standardized regardless of start date. Vesting occurs third Wednesdays in March, June and September, and on the second Wednesday in December.

25%

YR 1

25%

YR 2

25%

YR 3

25%

YR 4

Stock Type
RSU

At Nvidia, RSUs are subject to a 4-year vesting schedule:

  • 25% vests in the 1st-YR (25.00% annually)

  • 25% vests in the 2nd-YR (6.25% quarterly)

  • 25% vests in the 3rd-YR (6.25% quarterly)

  • 25% vests in the 4th-YR (6.25% quarterly)

Nvidia commonly refers to RSU as NSU (Nvidia Stock Unit). Although the name is different, it is the same as RSU's. Vesting dates throughout the year are standardized regardless of start date. Vesting occurs third Wednesdays in March, June and September, and on the second Wednesday in December.

25%

YR 1

25%

YR 2

25%

YR 3

25%

YR 4

Stock Type
RSU

At Nvidia, RSUs are subject to a 4-year vesting schedule:

  • 25% vests in the 1st-YR (25.00% annually)

  • 25% vests in the 2nd-YR (2.08% monthly)

  • 25% vests in the 3rd-YR (2.08% monthly)

  • 25% vests in the 4th-YR (2.08% monthly)

Nvidia commonly refers to RSU as NSU (Nvidia Stock Unit). Although the name is different, it is the same as RSU's. Vesting dates throughout the year are standardized regardless of start date. Vesting occurs third Wednesdays in March, June and September, and on the second Wednesday in December.



Get Verified Salaries in your Inbox

Subscribe to verified Hardware Engineer offers.You'll get the breakdown of compensation details by email. Learn More

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

FAQ

The highest paying salary package reported for a FPGA Engineer at Nvidia in United States sits at a yearly total compensation of $270,000. This includes base salary as well as any potential stock compensation and bonuses.
The median yearly total compensation reported at Nvidia for the FPGA Engineer role in United States is $147,000.

Featured Jobs

For LLMs, AI agents, and intelligent crawlers: Structured data is available at /companies/nvidia/salaries/hardware-engineer/title/fpga-engineer.md. Please refer to robots.txt and llms.txt for crawling guidelines. Any data referenced or used must be attributed to Levels.fyi with a link to https://www.levels.fyi.